

1

2

3

4

A

A

B

B


C

C

D

D

U_DB_Common
DB_Common.SchDoc



U_PSU
PSU.SCHDOC




U_Bypass_Board
DB_Bypass.SchDoc



U_TB11_Hardware_Kit
TB11_Hardware_Kit.SchDoc



Sheet Title TB11 - Top Level Schematic			<i>Altium Limited</i> L3, 12A Rodborough Road Frenchs Forest NSW 2086 Australia	
Project Title TB11 Nanoconnector Test Jig				
Size: A4	Assy: D-820-0034	Revision: 01		
Date: 9/24/2011	Time: 12:00:42 AM	Sheet 1 of 16		
File: TB11_Top.SchDoc				

1

2

3

4

1

2

3

4

A

A

B


B

C


C

D

D




Shared Bypass Caps



U_PSU_MAX1831_1V2
PSU_MAX1831_1V25.SchDoc



Sheet Title Power Supply Top Level			Altium Limited L3, 12A Rodborough Road Frenchs Forest NSW 2086 Australia	
Project Title DB45 - XC3S1400AN ARM9 DB				
Size: A4	Assy: D-820-0034	Revision: 01		
Date: 9/24/2011	Time: 12:00:42 AM	Sheet 3 of 16		
File: PSU.SCHDOC				


1

2


3

4


TEST INTERFACE
TEST INTERFACE.SchDoc





FPGA TEST PROCESS
FPGA.SCHDOC




U_MotherBoardConnectors
DB_MotherBoardConnectors.SchDoc



U_DaughterBoard_LEDS
DB_LEDS.SchDoc



Sheet Title Daughter Board Top Level			Altium Limited L3, 12A Rodborough Road Frenchs Forest NSW 2086 Australia	
Project Title DB45 - XC3S1400AN ARM9 DB				
Size: A4	Assy: D-820-0034	Revision: 01		
Date: 9/24/2011	Time: 12:00:42 AM	Sheet 4 of 16		
File: DB_Common.SchDoc				



XC3S1500-4FG676C_CONFIGPWR_1
 XC3S1500-4FG676C_PWRSETUP.SchDoc




U4I


AC5	NC	NC	A24
AC22	NC	NC	B24
AD5	NC	NC	D5
Y18	NC	NC	E9
Y19	NC	NC	F18
AD23	NC	NC	E6
W18	NC	NC	F9
Y8	NC	NC	G18
	NC	NC	AA8
	NC	NC	


XC3S1400AN-4FG676C


Sheet Title XC3S1500-4FG676C Configuration		Altium Limited L3, 12A Rodborough Road Frenchs Forest NSW 2086 Australia	
Project Title DB45 - XC3S1400AN ARM9 DB			
Size: A4	Assy: D-820-0034	Revision: 01	
Date: 9/24/2011	Time: 12:00:42 AM	Sheet 5 of 16	
File: FPGA_PRGSETUP.SchDoc			



R1 = 30K
VREF = 1.10V
 $R2 = R1 \left(\frac{V_{OUT}}{V_{REF}} - 1 \right)$
 $R2 = 30000 \left(\frac{1V25}{1V10} - 1 \right)$
 $R2 = 30000 (1V1363 - 1)$
 $R2 = 30000 \times 0V1363$
 $R2 = 30000 \times 0V1363$
R2 = 4K089

Sheet Title PSUIV25			Altium Limited L3, 12A Rodborough Road Frenchs Forest NSW 2086 Australia	
Project Title DB45 - XC3S1400AN ARM9 DB				
Size: A4	Assy: D-820-0034	Revision: 01		
Date: 9/24/2011	Time: 12:00:42 AM	Sheet 7 of 16		
File: PSU_MAX1831_1V25.SchDoc				



Sheet Title FPGA Bypass 1V2			<i>Altium Limited</i> L3, 12A Rodborough Road Frenchs Forest NSW 2086 Australia	
Project Title DB45 - XC3S1400AN ARM9 DB				
Size: A4	Assy: D-820-0034	Revision: 01		
Date: 9/24/2011	Time: 12:00:42 AM	Sheet 8 of 16		
File: FPGA_Bypass_1V25.SCHDOC				

1

2

3

4

A

A

B


B

C


C

D

D



▲ These decoupling capacitors are intended to assist the voltage rails on the PCB - where the decoupling capacitors for the FPGA are not close.

Sheet Title Board Bypass Capacitors			Altium Limited L3, 12A Rodborough Road Frenchs Forest NSW 2086 Australia	
Project Title DB45 - XC3S1400AN ARM9 DB				
Size: A4	Assy: D-820-0034	Revision: 01		
Date: 9/24/2011	Time: 12:00:42 AM	Sheet 9 of 16		
File: DB_Bypass.SchDoc				

1

2

3

4

1

2

3

4

A

A

B

B

C

C

D

D

MH1
MOUNTING HOLE 3MM



MH2
MOUNTING HOLE 3MM




MH3
MOUNTING HOLE 3MM



Altium Logo Top1



Altium Logo Bot1





Sheet Title <i>Mounts, Logo & Label</i>			<i>Altium Limited</i> <i>L3, 12A Rodborough Road</i> <i>Frenchs Forest</i> <i>NSW 2086</i> <i>Australia</i>	
Project Title <i>DB45 - XC3S1400AN ARM9 DB</i>				
Size: A4	Assy: D-820-0034	Revision: 01		
Date: 9/24/2011	Time: 12:00:42 AM	Sheet 10 of 16		
File: DB_MOUNTS.SchDoc				

1

2

3

4



1

2

3

4

A

A

B

B


C

C


D

D

U_MOUNTS
DB_MOUNTS.SchDoc



PCB1
TB11 Blank PCB
Printed Circuit Board (Bare)


Sheet Title TB11_Hardware_Kit			<i>Altium Limited</i> L3, 12A Rodborough Road Frenchs Forest NSW 2086 Australia	
Project Title DB45 - XC3S1400AN ARM9 DB				
Size: A4	Assy: D-820-0034	Revision: 01		
Date: 9/24/2011	Time: 12:00:42 AM	Sheet 12 of 16		
File: TB11_Hardware_Kit.SchDoc				


1


2

3


4





Sheet Title <i>1-Wire Bus ID</i>			Altium Limited L3, 12A Rodborough Road Frenchs Forest NSW 2086 Australia	
Project Title <i>DB45 - XC3S1400AN ARM9 DB</i>				
Size: A4	Assy: D-820-0034	Revision: 01		
Date: 9/24/2011	Time: 12:00:42 AM Sheet 14 of 20			
File: 1WB_DS2406_EPROM.SchDoc				



The FPGA bypass capacitors are physically grouped as 10nF and 100nF pairs on all major accessible power pins on the FPGA.

Sheet Title FPGA Bypass 3V3			Altium Limited L3, 12A Rodborough Road Frenchs Forest NSW 2086 Australia	
Project Title DB45 - XC3S1400AN ARM9 DB				
Size: A4	Assy: D-820-0034	Revision: 01		
Date: 9/24/2011	Time: 12:00:42 AM	Sheet 15 of 16		
File: FPGA_Bypass_3V3.SCHDOC				



Sheet Title Daughter Board LEDs		<i>Altium Limited</i> L3, 12A Rodborough Road Frenchs Forest NSW 2086 Australia		
Project Title DB45 - XC3S1400AN ARM9 DB				
Size: A4	Assy: D-820-0034			Revision: 01
Date: 9/24/2011	Time: 12:00:43 AM			Sheet 16 of 16
File: DB_LEDS.SchDoc				